McGarry Bair Pc Intellactual Property Counselors

171 Monroe Avenue NW Suite 600 Grand Rapids MI 49503 mcgarrybair.com Tel (616) 742-3500 Fax (616) 742-1010

## **Facsimile Transmission**

TO LOURDES CRUZ FAX 703-308-772L

Chez BALR FROM

22 + Coversheet

DATE:

8 APRIL 2003

RE 10/065,016

☑ Urgent

PHONE

☐ For Review

☐ Please Comment

Please Reply

Please Recycle

This message is intended only for the use of the individual or entity to which it is addressed and may contain information that is privileged, confidential, and exempt from disclosure under applicable laws. If the reader of this message is not the intended recipient or the employee or agent responsible for delivering the message to the intended recipient, you are hereby notified that any dissemination, distribution, or copying of this communication is strictly prohibited. If you have receive this communication in error, please notify us immediately by telephone and return original message to us at the above address via U.S. Postal Service. Thank you.

Comments:

MS. CRUZ:

FOR YOUR DISCUSSION WITH MS. CUNEO IN THE EVENT THE MAILROOM HAS NOT LET GOTTEN THE DOCUMENTS TO THE FICE, I HAVE FAXED THE PETITION AND MINEDIT AS FILED BY FAX ON 17 MARCH 2003.

> COER E. BAIR 616-742-3573 jeb@ mcgarnybair . 004

FAX RECEIVED

APR 0 8 2003

**TECHNOLOGY CENTER 2800** 

2003 09:32	Mc	Garry Bair LLI	P		616 742	1010 F
**********	COMM. JOL	·*************************************	K***** DATE MAR	-17-200	*** TIME 15:2	27 *** P.01
MODE = MEMORY	TRANSMISSION	START=MAR-17 15:21			1 END=MAR-1'	7 15:27
FILE NO. = 0	67					Ň.
v comm.	ONE-TOUCH/ ABBR. NO.	STATION NAME/EN	1AIL ADDRESS/TE	LEPHONE	NO. PAGES	DURATION
L OK	8	9170387293183	3291		012/012	00:06:01
			-Mc	Garry B	air LLP -	_
ateskeskeskeskeskeskeskeskeskeskeskeskesk	ole sile sile sile sile sile sile sile si	****** -McGarry			616 742 1010-	- *********
			_		PT	'O/SB/21 (08-00)
Under the Paperwood		a plus sign (+) inelde this bo S, no persons are required to	U.S. Palent sho	Trademark	for use through 10/31/2002. Office: U.S. DEPARTMENT ( unless it displays a valid OMB	OF COMMERCE
			Application Nu		10/065,016	
TE	RANSMIT	ΤΔΙ	Filing Date		September 12, 2002	
ź	FORM		First Named Inv	entor	Olivier Boireau	
(to be used fo	or all correspondenc	e after initial filing)	Group Art Unit			
			Examiner Name	-	Lourdes C. Cruz	
Total Number of Pages in This Submiss		on 12. Attorney Docket Number		71522-2		
	nittal Form	ENCLOSURES  Assignment Pa	(check all that ap		er Allowance Communi	cation
☐ Fee Atte		(for an Applica		_ to	Group peal Communication to	
	/ Response	Licensing-relat	ed Paners	App	peals and interferences peal Communication to	
☐ After Fin	· .	□ Petition		(ADD	seal Notice, Brief, Reply Brief) prietary Information	
☐ Affidavit	a/declaration(s)	☐ Petition to Con		1	tus Letter	
Extension of	Time Request	Provisional Ap	plication ney, Revocation	☐ Add	Additional Enclosure(s) please identify below): Declaration in Support of Petition	
		Change of Con	respondence			
Express Aba	andonment	☐ Terminal Discle	imer	l I.		
Request Information I	Disclosure	Request for Re	fund	F	FAX RECEIV	ED
Statement Certified Cop Document(s	Statement Certified Copy of Priority CD, Number				APR 0 8 2003	
	Missing Parts/	Remarks		TEC	UNIOI OCY CENTE	D 2000
Respons Parts und	e to Missing der 37 CFR		TECHNOLOGY CENTER 280			K 2800
1.52 or 1		TURE OF APPLICA	ANT ATTORNEY	OR AGE	ENT	
Firm	McGARRY BA					
or	Josi E. Bair, Reg					
Individual name Signature	1 200	7 20. \	· ·			
Date	1	And JONE				
	1//11/	lavel 2003	TP OF MAIL INC			
I bosebu au - 47 - 14	A A Library		TE OF MAILING	_		
on March / + , 20	03.		To Examiner Lourd	es Cruz vii	a facsimile sent to 703-	872-9318
Typed or printed n		A. Wolters	<del>,,,,,</del>			
Signature	Min	MAR JOH	Date	70	March 17 2000	12

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief information Officer, U.S. Patent and Trademark Office. Washington, DC 20231. DO NOT SEND FEES OR COMPLETE FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, Washington, DC 20231.

PTO/SB/21 (08-00) Approved for use through 10/31/2002. OMB 0651-0031 Please typ. 

plus sign (+) inside this box → 

+ U.S. Palent and Trademark Office: U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. **Application Number** 10/065,016 September 12, 2002 Filing Date **TRANSMITTAL FORM First Named Inventor** Olivier Boireau (to be used for all correspondence after initial filing) **Group Art Unit** Lourdes C. Cruz **Examiner Name** 12 71522-2 Total Number of Pages in This Submission Attorney Docket Number

ENCLOSURES (check all that apply)								
×	Fee Transmittal Form			Assignment Papers (for an Application) Drawing(s)		After Allowance Communication to Group Appeal Communication to Board of Appeals and Interferences		
	☐ Amendment / Response			Licensing-related Papers Petition		Appeal Communication to Group (Appeal Notice, Brief, Reply Brief) Proprietary Information		
☐ Affidavits/declaration(s) ☐ Extension of Time Request			Petition to Convert to a Provisional Application Power of Attorney, Revocation Change of Correspondence Address		Status Letter  Additional Enclosure(s) (please identify below):  Declaration in Support of Petition			
□ Express Abandonment     Request     □ Information Disclosure     Statement     □ Certified Copy of Priority     Document(s)     □ Response to Missing Parts/     Incomplete Application     □ Response to Missing     Parts under 37 CFR     1.52 or 1.53		Terminal Disclaimer  Request for Refund  CD, Number of CD(s)  Remarks			FAX RECEIVED  APR 0 8 2003  TECHNOLOGY CENTER 2800			
	SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT							
Firm McGARRY BAI or Joel E. Bair, Reg Individual name Signature			g. No.	33,356				
CERTIFICATE OF MAILING								
I hereby certify that this correspondence is being forwarded to Examiner Lourdes Cruz via facsimile sent to 703-872-9318 on March / + , 2003.								
Typed or printed name Andrea				olters				
Signature		MI	Date Date	)	March 17 2003			

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETE FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, Washington, DC 20231.

PTO/SB/17 (01-03) Approved for use through 04/30/2003. OMB 0651-0032 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

## FEE TRANSMITTAL for FY 2003

Effective 01/01/2003. Patent fees are subject to annual revision.

Applicant claims small entity status. See 37 CFR 1.27

TOTAL AMOUNT OF PAYMENT

SUBMITTED BY

Joel 🖺 Bair

Name (Print/Type)

Signature

(\$) 130.00

Complete if Known							
Application Number	10/065,016 FAX RECEIVED						
Filing Date	September 12, 2002						
First Named Inventor	Olivier Boireau APR 0 8 2003						
Examiner Name	Lourdes C. Cruz						
Art Unit	TECHNOLOGY CENTER 280						
Attorney Docket No.	71522-2						

METH	FEE CALCULATION (continued)						
Check Credit card Money Other None			3. ADDITIONAL FEES				
Deposit Account;			Large Entity   Small Entity  Fee Fee Fee Fee Fee Fee Fee Pescription				
Deposit Fo. 2000			Fee (5)		Fee (\$)	Fee Description	Fee Paid
Account Number	50-2003	1051	130	2051	65	Surcharge - late filing fee or oath	
Deposit Account	McGarry Bair PC	1052	50	2052	25	Surcharge - late provisional filing fee or cover sheet	
Name The Commissioner is authorized to: (check all that apply)			130	1053		Non-English specification	
Charge fee(s) indicated below Credit any overpayments			2,520	1812		For filing a request for ex parte reexamination	
Charge any additional fee(s) during the pendency of this application			920*	1804	920*	Requesting publication of SIR prior to Examiner action	
Charge fee(s) indicated below, except for the filing fee to the above-identified deposit account.			1,840*	1805	1,840*	Requesting publication of SIR after Examiner action	
to the Boove-to	FEE CALCULATION	1251	110	2251	55	Extension for reply within first month	
1. BASIC F		1252	410	2252	205	Extension for reply within second month	
Large Entity S		1253	930	2253	465	Extension for reply within third month	L
Fee Fee	Fee Fee Fee Description Fee Paid	1254	1,450	2254	725	Extension for reply within fourth month	
1	Code (\$) 2001 375 Utility filing fee	1255	1,970	2255	985	Extension for reply within fifth month	<u> </u>
	2002 165 Design filing fee	1401	320	2401	160	Notice of Appeal	
	2003 260 Plant filing fee	1402	320	2402	160	Filing a brief in support of an appeal	
1004 750	2004 375 Reissue filing fee	1403	280	2403	140	Request for oral hearing	
1005 160	2005 80 Provisional filing fee	1451	1,510	1451	1,510	Petition to institute a public use proceeding	
SUBTOTAL (1) (\$) 0			110	2452	55	Petition to revive - unavoidable	
			1,300	2453	650	Petition to revive - unintentional	
2. EXTRA CLAIM FEES FOR UTILITY AND REISSUE			1,300	2501	650	Utility issue fee (or reissue)	
	Extra Claims below Fee Paid	1502	470	2502	235	Design issue fee	
Total Claims Independent		1503	630	2503	315	Plant issue fee	400
Claims Multiple Deper	. 3 = 0 X = \$0 ndent = \$0	1460	130	1460	130	Petitions to the Commissioner	130
Muliple Deper	1 3 5U	1807	50	1807	50	Processing fee under 37 CFR 1.17(q)	
Large Entity Fee Fee	Small Entity Fee Fee Fee Description	1806	180	1806		Submission of Information Disclosure Stmt	
Code (\$)	Code (\$)	8021	40	8021	40	Recording each patent assignment per property (times number of properties)	
1202 18 1201 84	2202 9 Claims in excess of 20 2201 42 Independent claims in excess of 3	1809	750	2809	375	Filing a submission after final rejection (37 CFR 1.129(a))	
1203 280	2203 140 Multiple dependent claim, if not paid	1810	750	2810	375	For each additional invention to be	
1204 84	2204 42 ** Reissue Independent claims					examined (37 CFR 1.129(b))	
1205 18	over original patent 2205 9 ™ Reissue claims in excess of 20	1801 1802	750 900	2801 1802	900		
	and over original patent					of a design application	
		fee (sp		ilina C	on Boid	00	
**or number	*Reduced by Basic Filing Fee Paid SUBTOTAL (3) (\$) 130.00				.00		
SIBMITTED BY (Complete (if applicable)							

WARNING: Information on this form may become public. Credit card information should not

Registration No.

33,356

Telephone (616) 742-3500

walizoo

This collection of information. Confidentiality is governed by 37 CFR 1.17 and 1.27. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, Washington, DC 20231.

**PATENT** 

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Olivier Boireau

For:

INTEGRATED CIRCUIT PACKAGE AND PRINTED CIRCUIT BOARD

ARRANGEMENT

Serial No.:

10/065,016

Examiner:

Lourdes C. Cruz

Filed:

September 12, 2002

Group Art Unit: 2841

Atty. Docket: 71522-2

Confirmation No.: 5731

CERTIFICATE OF MAILING/TRANSMISSION (37 CFR 1.8(a)) hereby certify that this correspondence is, on the date shown below, being: ☑ transmitted by facsimile to the Paterit and Trademark Office.
to Examiner Lourdes C Oruz at 703-872-9318 Deposited with the United States Postal Service with sufficient postage as first class mail; in an envelope addressed to the Commissioner for Patents. Washington, DC 20231 March. 2003 Andrea R. Wolters (type or print name of person certifying)

Commissioner for Patents Washington, D.C. 20231

FAX RECEIVED

APR 0 8 2003

Sir:

**TECHNOLOGY CENTER 2800** 

## PETITION TO MAKE SPECIAL

Pursuant to 37 CFR §1.102(d), Applicant hereby petitions the Commissioner to make the above-referenced application, Serial No. 10/065,016, special for the reason that an infringing device is presently being made, offered for sale, sold, or used in the United States. This petition is accompanied by the requisite statement in support hereof, and the fee set forth in 37 CFR §1.17(h).

The references most closely related to the subject matter of the claims are U.S. Patent No. 4.994.902 to Okahashi et al. and U.S. Patent No. 5,923,540 to Asada et al. Copies are attached. The U.K. Patent Office cited these references during examination of the priority application in the U.K., which application has claims substantially similar in scope to those of the present application.

Application No. 10/065,01, Filed: September 12, 2002 Page 2 of 4

Examiner: L. Cruz Art Unit: 2841

Okahashi '902 discloses a random set of pin locations (as illustrated in FIG. 6 and FIG. 7) for ground and power supply pins. There is no disclosure of inner portions and outer portions of an integrated circuit package. If it were to be interpreted by a person having ordinary skill in the art that the three rows and columns may be understood to comprise an outer portion, a middle portion and an inner portion, it is noted that one clock signal is located on an outer portion (outside row/column) and one clock signal located on a middle portion (of three rows/columns). The focus of Okahashi '902 is to link layers of multi-layer packages by arranging similar contacts/ pins to coincide vertically to higher layers, and is not remotely concerned with the difficulty in routing paths to/from the printed circuit board to the respective IC pins.

Okahashi '902 discloses a random distribution of power supply contacts, with (only by chance and not design) a minority of power supply contacts being located on an extremity of the IC. Thus, Okahashi '902 fails to disclose a majority of power supply contacts on an extremity of an integrated circuit package or printed circuit board. The feature of providing a majority of power supply contacts being located on an extremity in the present invention provides the advantage of enabling de-coupling capacitors to be located as close as possible to the power supply contacts. This minimizes track length and therefore resistance to the power supply contact, as described at paragraph 26 of the specification.

Furthermore, Okahashi '902 discloses one clock pin on an outer row/column and one clock pin on a middle row/column. However, it is noteworthy that the patent teaches, at col. 2 lines 44-45, that the clock signals can appear anywhere (so long as they are substantially matched on other 'vertical' layers for the co-processor!) But, regarding clock signals, one ordinarily skilled in the art is only taught by Okahashi '902 to surround clock signals by V<sub>ss</sub> or V<sub>cc</sub> fixed potential signals to keep them away from data (variable potential) signals. "This arrangement causes the fixed potential pins to shield electromagnetically the surroundings of the clock signal". Thus, Okahashi '902 fails to disclose a majority of clock contact points on an outer portion of an integrated circuit package or printed circuit board. The feature of providing a majority of clock contact points on an outer portion of an integrated circuit package or printed circuit board provides the advantage of enabling clock generation components to be located as close as

Application No. 10/065,01. Filed: September 12, 2002 Page 3 of 4

Examiner: L. Cruz Art Unit: 2841

possible to the IC's clock contacts, as described at paragraph 25 of the specification. This minimizes track length, and therefore undesired parasitic capacitance and resistance, to the clock contact pins, as described at paragraph 27 of the specification.

Furthermore, Okahashi '902 discloses data contact points along one side of an IC, but specifically being arranged distal from the clock contact points. Thus, Okahashi '902 fails to disclose a majority of data contact points on an inner side of an outer portion of an integrated circuit package or printed circuit board. The feature of providing a majority of data contact points on an inner side of an outer portion of an integrated circuit package or printed circuit board provides the advantage of allowing relatively easy access in routing paths to/from the data points, as described at paragraph 35 of the specification.

Asada '540 discloses all power supply contacts randomly located on the outside of ground contact points. Indeed, the location of the power supply contact in FIG. 9B is the same as FIG. 1 (see col. 9 line 63 to col. 10 line 3) and is therefore NOT on the extremity. Thus, Asada '540 fails to disclose a majority of power supply contacts on an extremity of an integrated circuit package or printed circuit board. As mentioned above, the feature of providing a majority of power supply contacts being located on an extremity provides the advantage of enabling de-coupling capacitors to be located as close as possible to the power supply contacts. This minimizes track length and therefore resistance to the power supply contact, as described at paragraph 26 of the specification.

Furthermore, Asada '540 discloses nothing about specific locations of clock signal pins, save that pins generally can be located outside and/or inside a set of ground contact points. Thus, Asada '540 does not disclose a majority of clock contact points on an outer portion of an integrated circuit package or printed circuit board. The feature of providing a majority of clock contact points on an outer portion of an integrated circuit package or printed circuit board provides the advantage of enabling clock generation components to be located as close as possible to the IC's clock contacts, as described on page 13 line 23-29 of the specification. This minimizes track length, and therefore undesired parasitic capacitance and resistance, to the clock contact pins, as described at paragraph 25 of the specification.

Furthermore Asada '540 discloses nothing about specific locations of clock signal pins, save that the pins generally can be located outside and/or inside a set of ground

Application No. 10/065,010. Filed: September 12, 2002 Page 4 of 4

Examiner: L. Cruz Art Unit: 2841

contact points. Thus, Asada '540 fails to disclose a majority of data signal contacts on an inner side of an outer portion of an integrated circuit package or printed circuit board. As mentioned above, the feature of providing a majority of data contact points on an inner side of an outer portion of an integrated circuit package or printed circuit board provides the advantage of allowing relatively easy access in routing paths to/from the data points, as described at paragraph 35 of the specification.

By:

Respectfully submitted, Olivier Boireau

Dated: / Mard 2003

Joel/E. Bair, Reg. No. 33,356

McGARRY BAIR PC

171 Monroe Avenue, NW, Suite 600

Grand Rapids, Michigan 49503

616-742-3500

G0088567